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Davide Giri, Marco Vacca, Giovanni Causapruno, Maurizio Zamboni, and Mariagrazia Graziano, Member IEEE,
Abstract—With the predicted end of CMOS scaling process,
researchers started to study several alternative technologies.
Among them NanoMagnet Logic (NML) offers advantages com-
plementary to MOS transistors especially for its magnetic nature.
Its intrinsic memory capability makes it suitable for zero stand-by
power and logic-in-memory applications. NML requires a clock
system that, if based on a magnetic field, highly increases the
circuit dynamic power consumption. We have recently proposed
a solution based on the magnetoelastic effect (ME-NML) [1] and
on currently available fabrication processes, which drastically
reduces dynamic power consumption. However, many questions
still remain unanswered. Which kind of applications are best
suited for this technology? How can we effectively design, analyze
and compare ME-NML circuits? Does it really offer advantages
over state-of-the-art CMOS transistors?
In this paper we provide answers to all these questions and the
results prove that this technology offers indeed extremely good
performance. We have designed a Galois Field Multiplier with a
systolic array structure to reduce interconnection overhead.
We developed a new RTL model that allows us to easily
describe and simulate circuits of any complexity, evaluating
at the same time the performance and keeping into account
technology constraints. We approach for the first time in the NML
scenario the design of ME-NML circuits adopting the standard-
cell method used in standard technologies and fulfill the design
down to the physical level. The same circuit is designed also with
NML technology based on magnetic fields and with a 28nm low
power CMOS bulk technology for comparison. The CMOS circuit
is obtained through physical place&route with a commercial tool,
providing therefore the most accurate comparison ever presented
in literature. Power analysis shows that ME-NML circuits have
a considerable advantage over both NML and state of the art
CMOS bulk technology. As a further by-product results clearly
highlight which kind of architectures can better exploit the true
potential of NML technology.
Index Terms—Nano-Magnet Logic, Magnetoelastic clock, Par-
allel Architectures
I. INTRODUCTION
Quantum dot Cellular Automata (QCA) [2] is an emerging
technology that has drawn in recent years considerable amount
of attention. QCA circuits are based on cells that can have only
two stable polarization states, representing logic binary values
“1” and “0” [3]. Each cell interacts with neighbor ones to
propagate the information and implement logic functions.
There are three main implementations of QCA principle:
Molecular QCA [5], NanoMagnet Logic (NML) [6] and
Silicon Atomic QCA [7]. In molecular QCA technology,
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Fig. 1. (A) Single domain nanomagnets are used to represent logic values.
(B) Magnetic field clock. The magnetic field is generated by a current flowing
through a wire placed under the magnets plane. (C) Example of circuit layout
based on the magnetic field clock. AND/OR gates are used as basic logic
gates [4]. (D) Circuits are divided in small areas called clock zones. At every
clock zone is applied one of many clock signals. Thanks to this mechanism
in every time step magnets of a clock zone switch according to magnets of a
neighbor clock zone which are in a stable state.
complex molecules are used as base cells. These molecules
can switch at very high frequency, making this kind of QCA
interesting for building extremely high speed circuits (1THz)
[8][9][10]. In the NanoMagnet Logic (NML) case, single
domain nanomagnets are instead used as base cell [11]. The
main advantages of NML technology is the very low power
consumption [12][1][13]. Finally Silicon Atomic QCA aims
at reproducing the QCA principle using individual atoms as
quantum-dot, showing until now extremely promising experi-
mental results [14]. Among these QCA implementations, NML
logic offers some specific advantage. Particularly, circuits can
be fabricated with current technological processes [15], work
at room temperature and posses an intrinsic memory capability
[16]. The basic unit of a NML circuit is a single domain
nanomagnet with a rectangular shape and sizes smaller than
100nm. Only two stable states are possible (Fig. 1.A) which
are therefore used to represent logic values [6].
To propagate signals through a NML circuit, a multiphase
clock system is required: four clock signals with different
phases (with 90◦ shift between one signal and the successive
one) are applied to small areas of the circuit called clock
zones (Fig. 1.C). The need of a clock system is given by the
two following reasons: 1) Theoretically information should
propagate through the circuit thanks to magnetic interaction
among neighbor magnets, but actually this interaction is not
sufficient. Magnets must be forced in an unstable state through
an external mean, like a magnetic field, lowering the barrier
2between the two stable states [17] (RESET state in Fig. 1.D).
When the clock field is removed magnets are free to switch
according to the input element, propagating therefore the
information; 2) Due to thermal noise [18], only a limited
number of elements can be cascaded and can therefore switch
together, otherwise the probability of error in propagating
the information notably increases. With the adoption of a
clock system, only a limited numbers of magnets in a clock
zone, during the SWITCH phase (Fig. 1.D), will flip. These
magnets will polarize according to neighbor magnets in a
stable (HOLD) state, while magnets in RESET state have no
influence on signal propagation. In this way signal propagation
direction is exactly defined. In Fig. 1.C a 4-phases system
is depicted, but it is possible also to adopt a 3-phases clock
system as we proposed in [19].
From the implementation point of view, if a magnetic field
is used as a clock mechanism, a current flowing through a wire
placed under the magnets plane can be employed to generate
it, as shown in Fig. 1.B. While this clock mechanism was
demonstrated both theoretically and experimentally [6][15],
its main drawback is the high power losses due to the Joule
power dissipation in the clock wires, thus strongly reducing
the predicted possibility to achieve low power circuits.
Recently we have developed an innovative solution based on
an electric field instead of a magnetic field, the magnetoelastic
clock [12]. This solution allows to reach a very low power
consumption, taking into account all power losses in the
clock generation network. While the technological solution
is similar to the one proposed in [20], our approach is
technology-friendly, developed accordingly to current fabri-
cation processes limitations. The particular circuits structure
derived by this solution leads to the definition of a limited
amount of possible basic structures, defined as “Standard
Cells” [21][12], that we adopt in this work. This predefined set
of Standard Cells can be easily used to design circuits both
with custom layout and using automated tools [22][23][24]
greatly enhancing the development of NML technology.
From the application point of view, the use of an ultra low
power clock system might be wasted if appropriate architec-
tures are not chosen. This is due to the intrinsic pipelined
behavior of a QCA circuit subjected to the clock system.
Moreover, from a methodology point of view, in order to
reliably capture the real circuit behavior and performance,
the correct modeling technique and simulation environment
should be defined. The model must be simple but faithful to
the circuit physical structure. At the same time it should enable
the description and simulation of circuits of any complexity.
Most importantly, it is fundamental to run a fair comparison
between circuits based on ME-NML and highly scaled CMOS
transistors. Too often in literature CMOS data are simply
extracted from ITRS roadmap leading to a very imprecise and
limited analysis.
In this paper we address all these concerns, evaluating the
effectiveness of ME-NML circuits. Three important contribu-
tions are presented in this paper.
• We demonstrate that ME-NML enables the design of
effectively very low power circuits, compared to circuits
based on ultra scaled CMOS transistors. Moreover we
prove that, with an appropriate choice of circuits archi-
tecture that better exploit NML circuit characteristics,
power consumption can be further reduced. The circuit
that we use as testbench is a Galois Field Multiplier with
a systolic array structure. Two versions of the Galois
Field Multiplier are presented, with and without preskew
and deskew networks on input and output signals. These
unavoidable networks often are not considered in QCA
literature, while we demonstrate that they add a lot of
area and power overhead.
• We develop a new simulation methodology for ME-
NML circuits at Register Transfer Level (RTL), based on
VHDL language. The simulation method is based on a set
of Standard Cells described with an accurate model and
can be easily used to build any kind of circuits. Moreover
this simulation environment can be easily integrated in
ToPoliNano [24], our design tool for NML circuits.
• We perform the most accurate comparison with CMOS
transistor ever presented in literature. The NML lay-
out takes into account both technological constraints
and clock generation network implementation. The same
NML circuit is described in CMOS and its physical layout
is obtained through Cadence Encounter using 28nm low
power CMOS technology.
Our aim is to provide clearer information on how further it is
possible to go with NML technology. To reach this goal we
rely on a complete analysis of the ME-NML circuits and a
throughout comparison with CMOS technology.
II. MAGNETOELASTIC CLOCK
The general structure of ME-NML circuits is shown in
Fig. 2.A. Magnets are placed on a piezoelectric substrate,
made of PZT (Lead-Zirconate-Titanate). Two electrodes are
located at the boundaries of the cell. When a voltage is
applied to the electrodes, an electric field is generated. This
electric field induces a strain in the piezoelectric substrate, and
the correspondent magnets mechanical deformation induces a
variation in the magnetization thanks to the Magnetoelastic
effect. Therefore the application of an electric field effectively
forces magnets in the RESET state. When the electric field is
removed, the shape anisotropy becomes predominant again and
magnets switch to a stable state propagating the information.
The complete theoretical analysis is reported in [21], while in
[12] a possible fabrication process is described. The maximum
clock frequency that can be used for NML circuits is limited
by the time necessary to reset magnets and their successive
switching. According to the analysis in [1], this can be set to
100 MHz to guarantee a proper functioning of the circuit.
In current-based NML clock systems [6][25], there is a
very high power consumption due to the Joule losses in clock
wires. Using a voltage instead of a current as driving technique
greatly reduces power consumption. In this case the main
source of power consumption is the energy lost during the
charge and discharge of parasitic capacitances. This power
consumption (CV 2) depends on the applied voltage, which is
lower than 1V and the capacitance value, which is normally
in the order of few hundreds of fF. This leads to a very low
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Fig. 2. (A) Magnetoelastic clock. Magnets are forced in the RESET state
by the application of a voltage to electrodes placed on both sides of the clock
zone. The correspondent electric field creates a mechanical deformation of the
piezoelectric substrate (PZT) changing therefore magnets state. (B) Example
of circuit layout based on the magnetoelastic clock. AND/OR gates are used
as basic logic gates. (C) Placement Grid: magnetoelastic cells are placed in
the circuit through the assignment of two indexes (row, column). (D) Size of
the ME-NML 3×3 cell.
power consumption, typically 10 times lower than a 28nm low
power transistor [1]. The power consumption can be further
reduced improving the piezoelectric material. PZT has optimal
piezoelectric characteristics but it also has an extremely large
dielectric constant, which leads to a high capacitance value.
Choosing or developing new materials could further reduce
power consumption of 10-100 times as shown in Table I. In
Section IV we provide also further details on the equations
used to compute energy consumption and included in our RTL
model.
An example of ME-NML circuit is shown in Fig. 2.B:
each cell is mechanically isolated from the others through
patterning of the PZT obtained with lithography. In this way
an electric field can be applied to each cell and the strain
will not influence neighbor cells. Each cell represents a single
clock zone. The size of a cell can vary between 3 and 5
nanomagnets, depending on the maximum number of magnets
allowed in the critical path [18]. Communication among cells
can be achieved only through top and bottom borders of each
cell, since electrodes are placed on left and right sides of
the cells. Logic circuits can be created using AND/OR gates
as described in [4]. To standardize the design process, cells
are placed to create the circuit adopting a “Placement Grid”
(Fig. 2.C). This solution leads to a very regular layout where
every cell can be identified by a row and column number. The
sizes of each nanomagnet and of an entire cell are reported in
Fig. 2.D.
III. STANDARD CELLS
Due to the limited size of each cell, the number of possible
magnet patterns is limited. This feature leads to the definition
of a ME cells library enclosing all the conceivable magnets
configurations. The full set of 3×3 size cells has been tabulated
in Fig. 3. Circuits can be assembled simply by selecting
the desired cells from the library and placing them in a
grid-like fashion as shown in Fig. 2.C. Since a propensity
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Fig. 3. Elements of the Standard Cells library (3×3 size only).
for automation is in no doubt, this approach is particularly
interesting in the perspective of a future ad hoc simulation and
synthesis tool for ME-NML circuits. We are already working
toward the integration of the layout editor in ToPoliNano, our
design and simulation tool for emerging technologies.
The size of nano-magnets used in ME-NML circuits is 50×
65nm2, with 20nm interstice (2.D). As explained in [12] and
in [1], magnets size can be increased to simplify the fabrication
process. The value of 50×65nm is chosen because it provides
the best immunity to process variations. Electrodes are instead
40nm wide. Their size is compatible with the minimum width
of metal-1 wires in current CMOS technology.
In Fig. 3 each row defines a different type of cell. Each
type can have different orientations. All possible permutations
are not reported here for space reasons, but for each cell the
other versions can be derived with horizontal and/or vertical
flipping. Wire cells do not carry any logic function and they
must have an odd number of horizontal magnets to avoid
signal inversion. Every wire cell can host up to two wires,
leading to Double Wire cells, allowing the propagation of
two independent signals. The same is true for the Crosswire
[6], but the difference is that here signals cross each other.
The Crosswire is a particular logic block that allows to
cross two wires on the same plane. Note that this kind of
interference-immune crossing is essential because NML is a
planar technology, where it is not possible to use additional
layers for interconnections. The set of logic gates counts
AND, OR and Inverter. The Inverter is simply realized by
an even number of horizontal adjacent magnets. AND and
OR logic gates can be obtained cutting a corner of a magnet
(Fig. 1.C). The different shape of the cut magnets gives them
a preferential state, which they will leave only when both
inputs are up or down depending on the position of the cut,
implementing as a consequence AND and OR ports [4].
IV. VHDL MODEL
We developed a new RTL model, written in VHDL lan-
guage, whose purpose is twofold: Simulating a circuit verify-
ing the correctness of the design and evaluating the occupied
area and power consumption. Modeling the behavior of a
cell is straightforward thanks to the clock system. Every cell
samples a new data every clock cycle, therefore each standard
cell can be modeled using a register plus, if needed, an ideal
logic gate. So the propagation delay of a signal through a
cell is equivalent to the behavior of a D-Latch. Every type of
standard cell has its own VHDL description, and many generic
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Fig. 4. Hierarchical model for estimating number of magnets and cells,
occupied area and power dissipation. (A) Area and power value of every
clock zone are added up by each Processing Element (PE) and finally from
the multiplier entity, obtaining the final results. (B) Outline of inputs and
outputs for a single standard cell.
parameters allow to differentiate cells of the same type and to
set their relative position within the circuit. The parameters
are cell length and width (in terms of nano-magnets), cell
orientation (when needed), clock phase and cell position in
the placement grid (Fig. 4.B).
The VHDL model also evaluates area occupation and power
dissipation for each cell and then sums these values up
throughout the hierarchy of the circuit. In the following we
provide an overview of the principles and equations used to
compute the dissipated power in each cell and hierarchically in
the entire circuit. The complete analysis with further details is
provided in [1]. Formally, in ME-NML, there are two sources
of power consumption: the losses in the clock generation
systems and the nanomagnets switching. The former represents
the main cause of power losses. In particular, this is the
energy dissipated on the parasitic resistance when the parasitic
PZT capacitance is charged and discharged. [1]. This energy
can be computed as expressed in equation 1, where it is
also approximated considering that the time constant value
is much smaller than the integration period. The same amount
of energy is dissipated in the discharging process, so finally
the total energy will be doubled as reported in equation 1.
This is a conservative choice because it provides a very
pessimistic approximation of the real energy consumption,
which is lower. This simplification also allows to calculate the
energy consumption without the need of knowing the parasitic
resistance.
E =
∫ t2
t1
V 2
R
(
e−2t/RC
)
dt ≈
1
2
C V 2 ⇒ Eclock = C V
2
(1)
V is the applied voltage and C the equivalent capacitance,
and they are computed as in equation 2:
V =
Wcell · σ
Y · d33
C =
ǫ0 · ǫr · tPZT ·Hcell
Wcell
(2)
where σ = 28MPa is the applied stress [1], Y = 80GPa
is the Young modulus for Terfenol, and d33 = 150 pm/V
is the piezoelectric coefficient of the PZT. ǫ0 is the absolute
dielectric constant, ǫr is the relative dielectric constant of
PZT, tPZT = 40nm is the thickness of the PZT substrate,
Wcell = 250nm and Hcell = 235nm are the width and
the height of a Standard Cell (Fig. 2.D). The applied stress
is computed starting from the physical characteristics of the
single nanomagnet. The minimum value of applied stress is
the one that generates a stress anisotropy at least equal to the
shape anisotropy [20], and it is computed as in equation 3:
σMIN =
µ0NdMs
2
3λs
(3)
where Nd is the demagnetization factor, Ms is the saturation
magnetization and λs is the magnetostrictive coefficient [1].
If the applied stress is greater than the minimum one, the
behavior of a nanomagnet can be modeled as a bistable switch.
Table I highlights how, changing the piezoelectric material
it is possible to obtain lower values of energy consumption.
Among the piezoelectric materials we consider Polyvinyliden-
fluoride (PVDF), Zinc Oxide (ZnO), Barium Titanate (BT) and
two types of PZT [1].
TABLE I
ENERGY DISSIPATION OF A ME-NML CELL WITH DIFFERENT
PIEZOELECTRIC MATERIAL
Material PVDF ZnO BT PZT max PZT min
Energy (fJ) 0.005 0.423 0.088 0.117 0.059
The VHDL model evaluates capacitance and voltage starting
from cell dimensions and materials properties. A specific block
sums the energy consumption of each cell and passes these
values to the blocks at an higher hierarchical level. Blocks at
higher hierarchical levels evaluate their energy consumption
summing the energy consumed by lower level blocks. This
approach is repeated recursively starting from the lowest level
(each standard cell) until it reaches the top block in the
design hierarchy. Thanks to this bottom-up computation the
top entity provides the total energy (and therefore power)
consumption for the whole circuit. Fig. 4.A depicts how the
model propagates area and power values through a three layers
circuit: Single Cells, Cell Blocks, Top Entity. The function
arrays sum within a block sums area and power values of all
the cells enclosed in such block. The model provides the area
occupied by nano-magnets only and the area filled by all the
cells, comprehensive of the separation space among them. For
each cell the number of magnets and the cell dimensions are
evaluated considering: type of Standard Cell, height and width
(in terms of magnets). It is important to note that the values
of area and power are exact, because no approximation are
used in the layout creation. Circuit layout correspond to the
exact physical mapping of the circuit, as it will be in case it
is fabricated.
As mentioned before, nanomagnets switching is the other
source of power consumption. This is the intrinsic energy
consumption required to force magnets in the reset state. If
an abrupt switching is used, it is equivalent to the height
of the energy barrier between stable and reset states. The
nanomagnets used in the ME-NML implementation, with
chosen dimensions of 50nm×65nm×10nm, have an energy
barrier of just about 180KbT . Using an adiabatic switching it
is possible to lower this value down to 30KbT , with the cost of
worse performances in terms of clock frequency. We adopted
the abrupt switch solution because this power component is in
5any case still much lower than the clock generation network
consumption.
V. GALOIS FIELD MULTIPLIER
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Fig. 5. (A) Circuitry for dataB bits synchronization. (B) Circuit schematic
of a CMOS fully pipelined bit-serial Galois Field Multiplier. On the right the
detail of the XOR logic function realized with AND, OR and INVERTER
gates.
To show the benefits of the proposed technology, we use as
case study a Galois Field Multiplier (GFM). This architecture
is chosen for its wide application in cryptography, coding
theory, switching theory and digital signal processing.
A Galois Field is a field enclosing a finite number of
elements together with the definition of its own addition and
multiplication between two elements. For a Galois Field to
exist and be unique the number of elements must be q = pm,
where q is the number of field elements, p a prime number
and m a positive integer. Here we focus on the Binary Galois
Fields arithmetic (p = 2), as it is the most suitable for VLSI
implementation. For m = 1 the addition and multiplication
rules are the ordinary ones, modulo p. However that is not
true when m is greater than one. First of all, each element
can be univocally associated to a polynomial p(t) with binary
coefficients and degree up to m − 1. The multiplication
(modulo p(t)) follows the Montgomery algorithm reported
below, where a and b are the inputs, r is the result and p
corresponds to an irreducible polynomial of degree m− 1.
r (t ) := 0
for i = m−1 downto 0 do
r (t ) := t∗r (t ) + a_i∗b (t )
if degree (r (t ) ) = m then r (t ) := r (t )−p (t )
return r (t )
The GFM is here implemented with a systolic array struc-
ture. Systolic arrays are particular architectures where arrays of
identical processing elements are connected together without
the need of long interconnection wires [26][27]. The use of
this kind of architectures is mandatory in NML (but it is
also advised in QCA technology in general), since it is a
planar technology. Without the possibility to use additional
layers for interconnections as in CMOS, in NML circuits area
tend to explode with the increasing of complexity due to the
interconnections overhead. In [28] it is possible to see that,
without choosing a proper architecture, the interconnections
overhead can be roughly 99% of circuit area. In that case,
also a low power clock system leads inevitably to a circuit
with a higher power consumption than CMOS technology. It
is therefore mandatory to choose appropriate architectures for
NML (and QCA) technology, to exploit their true potential.
To provide a better evaluation, we compare three different
implementations: CMOS, NML based on the classic magnetic
field clock and magnetoelastic NML. Some work has been
presented about the analysis of perpendicular NML (pNML)
performance with respect to CMOS [29][30]. In the future we
will also extend our analysis taking into account the pNML
implementation of this circuit.
A. CMOS GFM
The schematic in Fig. 5.B is a possible CMOS version
of the bit-serial GFM for the case GF(24) [31]. The AND
and XOR ports perform multiplication and addition in any
binary Galois field, respectively. This circuit can be thought
as a Systolic Array where every vertical block, composed of
2 AND and 1 XOR gates, plus a number of registers, is a
Processing Element (PE). This makes the circuit very modular,
composed of m identical PES, where m is the number of
bits of parallelism. Therefore, increasing the parallelism, the
circuit will simply grow horizontally, adding as much blocks as
the parallelism increase. Of course the first and last block are
slightly different from the others. We chose this fully pipelined
version of the multiplier for two reasons. 1) Without the
pipeline the dataA and feedback propagation could have long
critical paths, growing proportionally to the circuit parallelism.
The pipeline guarantees a constant critical path for any circuit
parallelism, thus implying a greater throughput, at the cost
of an area increase due to additional registers. 2) Since NML
circuits are intrinsically pipelined, the comparison between this
CMOS implementation and those based on NML technology
is straightforward in terms of timing.
The timing protocol of this structure is strongly dependent
on the pipeline stages. DataA must be given serially one
bit every 2 clock cycles starting from the MSB. DataB, P
and the Result signals have the same behavior. To supply or
acquire all inputs and outputs simultaneously, a preskew and
deskew networks of registers are required. Fig. 5.A shows the
preskew network for DataB. Unfortunately with this additional
circuitry the multiplier area grows quadratically instead of
linearly with the circuit parallelism. However, analyzing the
circuit without considering preskew and deskew network, leads
to an important underestimation of circuit area and power
consumption, as will be clear from the results provided in
Section VI.
The requirements of sending a new data every two clock
cycles derives from the two clock cycle delay of the loop
inside the circuit. When feedback loops are pipelined a new
data cannot be sent every clock cycles, because it is necessary
to wait for the back propagation of the previous result. This
reduces the circuit throughput.
The circuit detail on the right of Fig. 5.B shows the
implementation of a 3-input XOR logic function, exploiting
only the ports at our disposal for ME-NML circuits: AND, OR
and Inverter. However, this equivalent circuit is used only in
the NML and ME-NML implementations. The CMOS circuit
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Fig. 6. (A) NML implementation of a 4-bit serial Galois Field Multiplier based on magnetoelastic NML circuits. Cells electrodes are not depicted for image
clarity. (B) Detail of a basic block of the ME-NML GFM and its related CMOS implementation.
uses directly XOR gates, because it results in a more optimized
layout.
B. Magneto-Elastic GFM
Using the standard cells library, we designed the magne-
toelastic (ME) version of the GFM, from 4 to 64 bits. Fig. 6
reports the layout of a 4 bit Galois multiplier. Notice from
Fig. 6 that 4 clock phases were used, represented with 4
different shades of gray. The white phase is the first phase
(phase 1) and the phase progression continue from light gray
to the darkest gray, which represents phase 4. Cells are taken
from the Standard Cell Library (Fig. 3), however for sake of
clarity electrodes are not depicted. Arrows in Fig. 6 shows how
signals propagate through the circuit. Given the characteristics
of ME NML technology and circuit layout, data bits are
provided with 6 clock cycles of delay. This is caused by the
intrinsic pipelined nature of the circuit.
Fig. 6 is divided into three parts. The middle one corre-
sponds to Galois Multiplier alone, while the top and bottom
sections representing preskew and deskew networks. The cen-
tral part is further divided into blocks, each one representing
a processing element: The central ones are identical, while
the first and last blocks are slightly different. The GFM
body is very compact and perfectly scalable, as the multiplier
parallelism can be increased by simply copying and pasting
processing elements equal to the central blocks. Even though
the preskew and deskew networks are less regular than the
multiplier body, they can be generalized too for any number
of bits.
C. Magnetic Clock GFM
To provide a broader comparison, we implemented the GFM
also using NML technology based on magnetic field clock and
the snake-clock mechanism. The snake clock mechanism [19]
uses a 3-phase clock system. Each clock phase is generated
by the current flowing through a wire placed under or over
the magnets plane. Since NML signals must traverse clock
phases in the right order (1 then 2 then 3), to propagate in
a specific direction wires 2 and 3 must be twisted to allow
feedback signals. As a consequence clock wires corresponding
to clock phases 2 and 3 are placed on different planes, to
allow the twisting. The snake clock structure is depicted in
Fig. 7 to better understand the circuit layout. Fig. 7 shows
the 2-bit version of the GFM, the 4-bit implementation was
not included due to its size. Similarly to the ME-NML Galois
multiplier the middle region represents the Galois multiplier
itself, with repeating processing elements. Top and bottom
sections of Fig. 7 represent the preskew and deskew networks,
which are relatively smaller than their equivalent in the ME-
NML implementations.
While the principle of signal propagation through nanomag-
nets and the set of logic ports available are the same as in the
ME-NML case, the snake clock method leads to a distinctly
different circuit organization. Each vertical stripe is a clock
zone and it is driven by one of the three clock phases. In
Fig. 7 the X are the areas correspondent to the clock wires
twist, no magnet can be placed there. The two rows of Xs
divide the circuit in 3 horizontal stripes; as pointed out by the
numbers on the left, the central one propagates signals from
left to right, while the others from right to left.
To model this Galois multiplier implementation we used
a previously developed RTL model [32], still written us-
ing VHDL language. The model is different from the one
used in the ME-NML case, because no standard cells are
present. However it works in a similar way, modeling the
propagation delay with registers and using ideal logic gates
to implement logic functions. The area is evaluated as the
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dataA (serial)
Result
P
dataB
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Fig. 7. NML implementation of a 2-bit serial Galois Field Multiplier based on a magnetic field and the snake-clock mechanism.
rectangle circumscribed to the circuit. The power dissipation is
instead the sum of two components: Power consumption due to
nanomagnets switching, and power dissipation of clock wires.
Using an adiabatic clock, the average energy dissipated by a
single nanomagnet is equal to 30 kBT . The main contribution
are however the losses in the clock generation network. The
current necessary to generate a magnetic field able to force a
reset is high. Clock losses are therefore evaluated as the power
dissipation by a 3mA current flowing through a copper wire
with a length estimated starting from circuit area. For more
details on the model refer to [32]. Due to longer feedback
loops, compared to ME-NML implementation, a new data can
be sent to circuit inputs only every 10 clock cycles.
VI. RESULTS
In this final Section we compare circuit performance of
the three implementations, in terms of area and power. The
analysis is obtained varying the number of bits from 4 to 64.
We first consider the body of the GFM only, without con-
sidering the synchronization circuitry. Then, we compare the
three implementations considering also preskew and deskew
networks.
Fig. 8. Post route layout of the 28nm CMOS implementation. (A) Single
processing element. (B) 4-bit GFM.
To obtain the most accurate comparison, for the CMOS
implementation we performed the physical Place&Route with
Encounter 13.1 by Cadence, exploiting a CMOS 28nm FD-
SOI standard cell library. Fig. 8 shows two examples of post
route layouts: A single processing element (Fig. 8.A) and a
Galois multiplier with 4 processing elements (Fig. 8.B). Both
cells and interconnections can be observed in Fig. 8. Area and
power consumption are calculated automatically by Encounter.
While the operating frequency of the CMOS implementation
can reach up to 7GHz, for the power evaluation the frequency
was limited to 100MHz, the same frequency of NML circuits.
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Fig. 9. Comparison among the three Galois multiplier implementations.
(A) Area without considering interconnection networks. (B) Power without
considering interconnection networks. (C) Area considering interconnection
networks. (D) Power considering interconnection networks.
This was done to get a fair comparison between the two
technologies. At 7GHz the power consumption of the CMOS
circuit will be much higher. It is then clear that NML tech-
nology cannot completely replace CMOS technology, since its
speed is intrinsically limited. NML technology can only pro-
vide benefits in terms of area and power consumption, coupled
with the intrinsic memory ability. For its characteristics NML
is therefore ideal to implement those algorithms that can be
parallelized to have high throughput even if the latency for a
single result is high. In particular, NML is ideal for circuits
that would require too much power if implemented in CMOS.
Fig. 9.A shows the comparison in terms of area among
the three implementations of the Galois multiplier, without
considering preskew and deskew networks. Clearly the area
increases with the number of bit, but surprisingly, both NML
implementations beat the CMOS implementation. This is a
very interesting outcome, since CMOS is a multilayer tech-
nology while NML is a planar technology. The consequences
are easy to understand: With the proper choice of appli-
cation (and therefore circuit architecture) NML technology
has a considerable advantage over CMOS in terms of area
occupation. Without a proper choice of architecture, there
can be no gain at all as shown in [28]. ME NML shows
particularly good performance, having an area 4 times smaller
then magnetic field NML Galois multiplier and 11 times
smaller than the CMOS implementation. It can be argued that
CMOS transistors can be scaled but the same apply to NML
8technology. Moreover, also considering a 14nm transistor (2
times smaller), the area will decrease approximatively 4 times.
ME NML still holds a considerable advantage also with these
magnet sizes.
Fig. 9.B depicts instead the comparison in terms of power
consumption, without considering preskew and deskew net-
works. The grow trend is similar to the area, but now the
worst performance are obtained by the NML implementation.
While the CMOS area is bigger, its power consumption is 4-
5 times lower than the NML circuit. The current required to
generate the magnetic field kills NML performance in terms of
power consumption. ME NML power consumption is instead
amazing low, about 13 times lower than the CMOS circuit,
with the gap increasing with the bit number. Results are really
promising for the future development of this technology.
As stated in Section V, the Galois field multiplier requires
an external synchronization circuitry. This is a common re-
quirements in many QCA circuits [16] , due to the intrinsic
pipelining of this technology. However this additional circuits
have a huge cost in terms of area and power consumption. Not
often this cost is considered in literature, but here we want
to deliver the best possible comparison between these three
technologies. Fig. 9.C shows the area comparison considering
preskew and deskew networks. The trend and the differences
among the three implementations is similar. The CMOS circuit
is still the worst in terms of area occupation. To implement the
synchronization network in CMOS a huge amount of registers
is required. The only difference is that the gap between
magnetic field NML and ME NML is reduced of 2 times. As
described in Section V, the magnetic field implementation is
more efficient when it comes to preskew and deskew networks.
In terms of absolute performance instead, the influence of
synchronization networks is heavy. Considering the 64 bits
implementation there is an increment in area of 10 times, com-
pared to the case with only the processing elements (Fig. 9.A).
The increment grows to 15 times in the CMOS case and to
20 times in the ME NML. ME NML technology seems the
worst of the three in terms of implementing synchronization
networks.
Fig. 9.D highlights the power consumption considering
synchronization networks. The general trend is similar to the
one shown in Fig. 9.B, with magnetic field NML providing
the worst performance of the three, while ME NML is the
best. The increment of power consumption in absolute terms,
considering preskew and deskew networks, is notable. Similar
to the area the power increases of 10-20 times, depending on
the implementation. From these results two conclusions can
be drawn. First, it is mandatory to consider synchronization
networks in QCA circuits, if they are required. They have
a huge impact on performance and must be considered to
get an accurate area and power evaluation. Second, ME-NML
technology clearly leads to an incredible reduction in circuit
area and power consumption over CMOS technology, provided
that a proper circuit architecture is chosen.
To provide further comparisons between the three tech-
nologies, in Table II we have reported the energy and power
comparison of the 16-bit GFM implemented with the three
different technologies. The results are computed for circuit
TABLE II
AREA, ENERGY AND POWER COMPARISON OF THE 16-BIT GFM
Technology Frequency
Area Energy Power
(µm2) (fJ) (µW )
ME-NML 100 MHz 58 7.28 5.2
Magnetic NML 100 MHz 209 603.95 257.0
CMOS 100 MHz 647 32.33 68.6
Optimized CMOS 1 GHz 261 6.42 217.8
withoud preskew and deskew network to have a signifi-
cant comparison with the fourth solution, called “Optimized
CMOS”. This represents the Galois Field Multiplier executing
the Montgomery algorithm implemented in the optimum way
in CMOS technology. It has less pipeline stages with respect
to the version shown in Fig. 5.B and it has been synthesized
to run at a higher frequency of 1 GHz. Results show that the
Optimized CMOS version achieves slightly better results in
Energy consumption with respect to the ME-NML. Neverthe-
less, ME-NML is still the best technology in terms of Area
occupation and Power dissipation.
VII. CONCLUSIONS
This article demonstrates that the introduction of magnetoe-
lastic clock greatly enhances the potential of NML technology.
We have introduced several achievements to deal with ME-
NML circuits. 1) We have proposed an advanced design and
simulation methodology based on a set of Standard Cells and
an RTL model, which is also able to estimate exactly the
occupied area and power dissipation. 2) We have used as a
testbench a Galois multiplier with a systolic array structure,
demonstrating that these kind of circuits can greatly benefit
from NML technology. 3) We highlighted the benefits of
this technology against Magnetic field NML and CMOS,
physically mapping the CMOS circuit with Cadence Encounter
on 28nm bulk technology.
Results show that, with the proper choice of architecture,
ME-NML technology provides an outstanding advantage over
ultra scaled CMOS transistors in terms of area and power
consumption. Both are more than 10 times lower in the ME
NML case.
Furthermore in our case study we analyzed also the over-
head due to synchronization circuitry that increases area and
power up to 17 times in the worst case.
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